
30
FN6808.3
October 1, 2009
72 Pin/48 Pin Package Options
The KAD5512HP is available in both 72 pin and 48 pin
packages. The 48 pin package option supports LVDS DDR
only. A reduced set of pin selectable functions are available
in the 48 pin package due to the reduced pinout;
(OUTMODE, OUTFMT, and CLKDIV pins are not available).
Table
17 shows the default state for these functions for the
48 pin package. Note that these functions are available
through the SPI, allowing a user to set these modes as they
desire, offering the same flexibility as the 72 pin package
option. DC and AC performance of the ADC is equivalent for
both package options.
.
FIGURE 43. TRI-LEVEL DIGITAL INPUTS
FIGURE 44. DIGITAL INPUTS
FIGURE 45. LVDS OUTPUTS
FIGURE 46. CMOS OUTPUTS
FIGURE 47. VCM_OUT OUTPUT
Equivalent Circuits (Continued)
AVDD
INPUT
AVDD
TO
SENSE
LOGIC
75kO
280O
Ω
INPUT
OVDD
280
Ω
TO
LOGIC
20k
Ω
OVDD
(20k PULL-UP
ON RESETN
ONLY)
D[11:0]P
OVDD
2mA OR
3mA
2mA OR
3mA
DATA
D[11:0]N
OVDD
D[11:0]
OVDD
DATA
VCM
AVDD
0.535V
+
–
TABLE 17. 48 PIN SPI - ADDRESSABLE FUNCTIONS
FUNCTION
DESCRIPTION
DEFAULT STATE
CLKDIV
Clock Divider
Divide by 1
OUTMODE
Output Driver
Mode
LVDS, 3mA (DDR)
OUTFMT
Data Coding
Two’s Complement
KAD5512HP